DESCRIPTION

The MITSUBISHI Mobile FLASH M5M29GB/T160BVP are 3.3V-only high speed 16,777,216-bit CMOS boot block Flash Memories with alternating BGO (Back Ground Operation) feature. The BGO feature of the device allows Program or Erase operations to be performed in one bank while the device simultaneously allows Read operations to be performed on the other bank. This BGO feature is suitable for mobile and personal computing, and communication products. The M5M29GB/T160BVP are fabricated by CMOS technology for the peripheral circuits and DINOR(Divided bit line NOR) architecture for the memory cells, and are available in in 48pin TSOP(I).

FEATURES

Standby

Program Time Program Unit

Program Unit

Auto Erase

Erase time

Erase Unit

• Program/Erase cycles

• Auto program for Bank(I)

Auto program for Bank(II)

(Byte Program)

(Page Program)

 Organization1048,576 word x 16bit ······2,097,152 word x 8 bit · Supply voltage ····· Vcc = 2.7~3.6V 80ns (Vcc=3.3V+/-0.3V) Access time 90ns (Vcc=2.7~3.6V) Power Dissipation 54 mW (Max. at 5MHz) Read (After Automatic Power saving) 0.33µW (typ.) 0.33μW (typ.)

4ms (typ.)

.....1word/1byte

128word/256byte

------ 40 ms (typ.)

Parameter Block 16Kword/32Kbyte x 7 Bank(II) Main Block 32Kword/64Kbyte x 28

128word/256byte

100Kcycles


- Boot Block M5M29GB160BVP Bottom Boot M5M29GT160BVPTop Boot
- Other Functions Soft Ware Command Control Selective Block Lock Erase Suspend/Resume Program Suspend/Resume Status Register Read Alternating Back Ground Program/Erase Operation Between Bank(I) and Bank(II)


 Package 48-Lead, 12mm x 20mm TSOP (type-I)

APPLICATION

Code Strage **Digital Cellular Phone** Telecommunication Mobile Computing Machine PDA (Personal Digital Assistance) Car Navigation System Video Game Machine

PIN CONFIGURATION (TOP VIEW)





M5M29GB/T160BVP (8/16 bit version)

MITSUBISHI LSIs

I5M29GB/T160BVP-80

CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

16,777,216-BIT (2097,152-WORD BY 8-BIT / 1048,576-WORD BY16-BIT)

FUNCTION

The M5M29GB/T160BVP includes on-chip program/erase control circuitry. The Write State Machine (WSM) controls block erase and byte/page program operations. Operational modes are selected by the commands written to the Command User Interface (CUI). The Status Register indicates the status of the WSM and when the WSM successfully completes the desired program or block erase operation.

A Deep Powerdown mode is enabled when the RP# pin is at GND, minimizing power consumption.

Read

The M5M29GB/T160BVP has three read modes, which accesses to the memory array, the Device Identifier and the Status Register. The appropriate read command are required to be written to the CUI. Upon initial device powerup or after exit from deep powerdown, the M5M29GB/T160BVP automatically resets to read array mode. In the read array mode, low level input to CE# and OE#, high level input to WE# and RP#, and address signals to the address inputs (A19-A-1:Byte Mode, A19-A0:Word Mode) output the data of the addressed location to the data input/output (D7-D0:Byte Mode, D15-D0:Word Mode).

Write

Writes to the CUI enables reading of memory array data, device identifiers and reading and clearing of the Status Register. They also enable block erase and program. The CUI is written by bringing WE# to low level, while CE# is at low level and OE# is at high level. Address and data are latched on the earlier rising edge of WE# and CE#. Standard micro-processor write timings are used.

Alternating Background Operation (BGO)

The M5M29GB/T160BVP allows to read array from one bank while the other bank operates in software command write cycling or the erasing / programming operation in the background. Read array operation with the other bank in BGO is performed by changing the bank address without any additional command. When the bank address points the bank in software command write cycling or the erasing / programming operation, the data is read out from the status register. The access time with BGO is the same as the normal read operation.

Output Disable

When OE# is at VIH, output from the devices is disabled. Data input/output are in a high-impedance(High-Z) state.

Standby

When CE# is at VIH, the device is in the standby mode and its power consumption is reduced. Data input/output are in a high-impedance(High-Z) state. If the memory is deselected during block erase or program, the internal control circuits remain active and the device consume normal active power until the operation completes.

Deep Power-Down

When RP# is at VIL, the device is in the deep powerdown mode and its power consumption is substantially low. During read modes, the memory is deselected and the data input/output are in a high-impedance(High-Z) state. After return from powerdown, the CUI is reset to Read Array, and the Status Register is cleared to value 80H.

During block erase or program modes, RP# low will abort either operation. Memory array data of the block being altered become invalid.

Automatic Power-Saving (APS)

The Automatic Power-Saving minimizes the power consumption during read mode. The device automatically turns to this mode when any addresses or CE# isn't changed more than 200ns after the last alternation. The power consumption becomes the same as the stand-by mode. While in this mode, the output data is latched and can be read out. New data is read out correctly when addresses are changed.

SOFTWARE COMMAND DEFINITIONS

The device operations are selected by writing specific software command into the Command User Interface.

Read Array Command (FFH)

The device is in Read Array mode on initial device power up and after exit from deep powerdown, or by writing FFH to the Command User Interface. After starting the internal operation the device is set to the read status register mode automatically.

Read Device Identifier Command (90H)

It can normally read device identifier codes when Read Device Identifier Code Command(90H) is written to the command latch. Following the command write, the manufacturer code and the device code can be read from address 00000H and 00001H, respectively.

Read Status Register Command (70H)

The Status Register is read after writing the Read Status Register command of 70H to the Command User Interface. Also, after starting the internal operation the device is set to the Read Status Register mode automatically.

The contents of Status Register are latched on the later falling edge of OE# or CE#. So CE# or OE# must be toggled every status read.

Clear Status Register Command (50H)

The Erase Status, Program Status and Block Status bits are set to "1"s by the Write State Machine and can only be reset by the Clear Status Register command of 50H. These bits indicates various failure conditions.

Block Erase / Confirm Command (20H/D0H)

Automated block erase is initiated by writing the Block Erase command of 20H followed by the Confirm command of D0H. An address within the block to be erased is required. The WSM executes iterative erase pulse application and erase verify operation.

Program Commands

A)Word/Byte Program (40H)

Word/Byte program is executed by a two-command sequence. The Word/Byte Program Setup command of 40H is written to the Command Interface, followed by a second write specifying the address and data to be written. The WSM controls the program pulse application and verify operation. The Word/Byte Program Command is Valid for only Bank(I).

B)Page Program for Data Blocks (41H)

Page Program for Bank(I) and Bank(II) allows fast programming of 128words/256bytes of data. Writing of 41H initiates the page program operation for the Data area. From 2nd cycle to 257th cycle (Byte Mode)129th cycle (Word Mode), write data must be serially inputted. Address A6-A0,A-1 (Byte Mode) / A6-A0 (Word Mode) have to be incremented from 00H to 7FH/FFH. After completion of data loading, the WSM controls the program pulse application and verify operation.

C)Single Data Load to Page Buffer (74H) / Page Buffer to Flash (0EH/D0H)

Single data load to the page buffer is performed by writing 74H followed by a second write specifying the column address and data. Distinct data up to 256byte/128word can be loaded to the page buffer by this two-command sequence. On the other hand, all of the loaded data to the page buffer is programed simultaneously by writing Page Buffer to Flash command of 0EH followed by the confirm command of DOH. After completion of programing the data on the page buffer is cleared automatically. This command is valid for only Bank(I) alike Word/Byte Program.

Clear Page Buffer Command (55H)

Loaded data to the page buffer is cleared by writing the Clear Page Buffer command of 55H followed by the Confirm command of D0H. This command is valid for clearing data loaded by Single Data Load to Page Buffer command.

Suspend/Resume Command (B0H/D0H)

Writing the Suspend command of BOH during block erase operation interrupts the block erase operation and allows read out from another block of memory. Writing the Suspend command of BOH during program operation interrupts the program operation and allows read out from another block of memory. The Bank address is required when writing the Suspend/Resume Command. The device continues to output Status Register data when read, after the Suspend command is written to it. Polling the WSM Status and Suspend Status bits will determine when the erase operation or program operation has been suspended. At this point, writing of the Read Array command to the CUI enables reading data from blocks other than that which is suspended. When the Resume command of DOH is written to the CUI, the WSM will continue with the erase or program processes.

DATA PROTECTION

The M5M29GB/T160BVP provides selectable block locking of memory blocks. Each block has an associated nonvolatile lock-bit which determines the lock status of the block. In addition, the M5M29GB/T160BVP has a master Write Protect pin (WP#) which prevents any modifications to memory blocks whose lock-bits are set to "0", when WP# is low. When WP# is high, all blocks can be programmed or erased regardless of the state of the lock-bits, and the lock-bits are cleared to "1" by erase. See the BLOCK LOCKING table on P.9 for details.

Power Supply Voltage


When the power supply voltage (Vcc) is less than VLKO, Low Vcc Lock-Out voltage, the device is set to the Read-only mode. Regarding DC electrical characteristics of VLKO, see P.10

A delay time of 2 us is required before any device operation is initiated. The delay time is measured from the time Vcc reaches Vccmin (2.7V).

During power up, RP#=GND is recommended. Falling in Busy status is not recommended for possibility of damaging the device.

MEMORY ORGANIZATION

The M5M29GB/T160BVP has one 32Kbyte boot block, seven 32Kbyte parameter blocks, for Bank(I) and twenty-eight 64Kbyte main blocks for Bank(II). A block is erased independently of other blocks in the array.



MEMORY ORGANIZATION

x8 (Bytemode)	x16 (Wordmode)	
1F0000H-1FFFFFH	F8000H-FFFFFH	32Kword MAIN BLOCK 35
1E0000H-1EFFFFH	F0000H-F7FFFH	32Kword MAIN BLOCK 34
1D0000H-1DFFFFH	E8000H-EFFFFH	32Kword MAIN BLOCK 33
1C0000H-1CFFFH	E0000H-E7FFH	32Kword MAIN BLOCK 32
1B0000H-1BFFFFH	D8000H-DFFFFH	32Kword MAIN BLOCK 31
1A0000H-1AFFFFH	D0000H-D7FFFH	32Kword MAIN BLOCK 30
190000H-19FFFFH	C8000H-CFFFFH	32Kword MAIN BLOCK 29
180000H-18FFFFH	C0000H-C7FFFH	32Kword MAIN BLOCK 28
170000H-17FFFFH	B8000H-BFFFFH	32Kword MAIN BLOCK 27
160000H-16FFFFH	B0000H-B7FFFH	32Kword MAIN BLOCK 26
150000H-15FFFFH	A8000H-AFFFFH	32Kword MAIN BLOCK 25
140000H-14FFFFH	A0000H-A7FFFH	32Kword MAIN BLOCK 24
130000H-13FFFFH	98000H-9FFFFH	32Kword MAIN BLOCK 23
120000H-12FFFFH	90000H-97FFFH	32Kword MAIN BLOCK 22 5
110000H-1FFFFH	88000H-8FFFFH	32Kword MAIN BLOCK 22
100000H-10FFFFH	80000H-87FFFH	32Kword MAIN BLOCK 20
F0000H-FFFFFH	78000H-7FFFFH	32Kword MAIN BLOCK 19
E0000H-EFFFH	70000H-77FFFH	32Kword MAIN BLOCK 18
D0000H-DFFFH	68000H-6FFFFH	32Kword MAIN BLOCK 17
C0000H-CFFFFH	60000H-67FFFH	32Kword MAIN BLOCK 16
B0000H-BFFFFH	58000H-5FFFFH	32Kword MAIN BLOCK 15
A0000H-AFFFFH	50000H-57FFFH	32Kword MAIN BLOCK 14
90000H-9FFFFH	48000H-4FFFFH	32Kword MAIN BLOCK 13
80000H-8FFFFH	40000H-47FFFH	32Kword MAIN BLOCK 12
70000H-7FFFFH	38000H-3FFFFH	32Kword MAIN BLOCK 11
60000H-6FFFH	30000H-37FFFH	32Kword MAIN BLOCK 10
50000H-5FFFFH	28000H-2FFFFH	32Kword MAIN BLOCK 9
40000H-4FFFFH	20000H-27FFFH	32Kword MAIN BLOCK 8
38000H-3FFFFH	1C000H-1FFFFH	16Kword PARAMETER BLOCK 7
30000H-37FFFH	18000H-1BFFFH	16Kword PARAMETER BLOCK 6
28000H-2FFFFH	14000H-17FFFH	16Kword PARAMETER BLOCK 5
20000H-27FFFH	10000H-13FFFH	16Kword PARAMETER BLOCK 4
18000H-1FFFFH	0C000H-0FFFH	16Kword PARAMETER BLOCK 3
10000H-17FFFH	08000H-0BFFFH	16Kword PARAMETER BLOCK 2
08000H-0FFFH	04000H-07FFFH	16Kword PARAMETER BLOCK 1
00000H-07FFFH	00000H-03FFFH	16Kword BOOT BLOCK 0
A ₁₉ -A ₋₁ (Byte Mode)	A19-A0 (Word Mode)	
		M5M20GB160B\/B Momony Man

M5M29GB160BVP Memory Map

x8 (Bytemode)	x16 (Wordmode)
1F8000H-1FFFFFH	FC000H-FFFFFH
1F0000H-1F7FFFH	F8000H-FBFFFH
1E8000H-1EFFFFH	F4000H-F7FFFH
1E0000H-1E7FFFH	F0000H-F3FFFH
1D8000H-1DFFFFH	EC000H-EFFFFH
1D0000H-1D7FFFH	E8000H-EBFFFH
1C8000H-1CFFFFH	E4000H-E7FFH
1C0000H-1C7FFFH	E0000H-E3FFFH
1B0000H-1BFFFFH	D8000H-DEFEEH
1A0000H-1AFFFFH	D0000H-D7FFFH
	C8000H-CFFFFH
190000H-19FFFFH	
180000H-18FFFFH	C0000H-C7FFFH
170000H-17FFFFH	B8000H-BFFFFH
160000H-16FFFFH	B0000H-B7FFFH
150000H-15FFFFH	A8000H-AFFFFH
140000H-14FFFFH	A0000H-A7FFFH
130000H-13FFFFH	98000H-9FFFFH
120000H-12FFFFH	90000H-97FFFH
110000H-11FFFFH	88000H-8FFFFH
100000H-10FFFFH	80000H-87FFFH
F0000H-FFFFFH	78000H-7FFFFH
E0000H-EFFFFH	70000H-77FFFH
D0000H-DFFFFH	68000H-6FFFFH
C0000H-CFFFH	60000H-67FFH
B0000H-BFFFFH	58000H-5FFFFH 50000H-57FFFH
90000H-9FFFH	48000H-4FFFFH
80000H-8FFFFH	40000H-47FFFH
70000H-7FFFFH	38000H-3FFFFH
60000H-6FFFFH	30000H-37FFFH
50000H-5FFFFH	28000H-2FFFFH
40000H-4FFFFH	20000H-27FFFH
30000H-3FFFFH	18000H-1FFFFH
20000H-2FFFFH	10000H-17FFFH
10000H-1FFFFH	08000H-0FFFFH
00000H-0FFFH	00000H-07FFFH
A ₁₉ -A ₋₁ (Byte Mode)	A ₁₉ -A ₀ (Word Mode)

16Kword BOOT BLOCK 35

16Kword PARAMETER BLOCK 34

16Kword PARAMETER BLOCK 33

16Kword PARAMETER BLOCK 32

16Kword PARAMETER BLOCK 31

16Kword PARAMETER BLOCK 30

16Kword PARAMETER BLOCK 29

16Kword PARAMETER BLOCK 28

32Kword MAIN BLOCK 27

32Kword MAIN BLOCK 26

32Kword MAIN BLOCK 25

32Kword MAIN BLOCK 24

32Kword MAIN BLOCK 23

32Kword MAIN BLOCK 22

32Kword MAIN BLOCK 21

32Kword MAIN BLOCK 20

32Kword MAIN BLOCK 19

32Kword MAIN BLOCK 18

32Kword MAIN BLOCK 17

32Kword MAIN BLOCK 16

32Kword MAIN BLOCK 15

32Kword MAIN BLOCK 14

32Kword MAIN BLOCK 13

32Kword MAIN BLOCK 12

BANK(I

BANK(II)

M5M29GT160BVP Memory Map

BUS OPERATIONS

Bus Operations for Word-Wide Mode

Mode	Pins	CE#	OE#	WE#	RP#	DQ0-15	RY/BY#
	Array	VIL	VIL	Vін	Vih	Data out	Voh (Hi-Z)
Read	Status Register	VIL	VIL	Vін	Vih	Status Register Data	X ¹⁾
	Lock Bit Status	VIL	VIL	Vін	Vih	Lock Bit Data (DQ6)	Х
	Identifier Code	VIL	VIL	Vін	Vih	Identifier Code	Voh (Hi-Z)
Output d	isable	VIL	Vін	Vін	Vih	Hi-Z	Х
Stand by	,	Vін	X ²⁾	Х	Vih	Hi-Z	Х
	Program	VIL	Viн	VIL	Vih	Command/Data in	Х
Write	Erase	VIL	Vін	VIL	VIH	Command	Х
	Others	VIL	Vін	VIL	VIH	Command	Х
Deep Power Down		Х	X	Х	VIL	Hi-Z	Voh (Hi-Z)

Bus Operations for Byte-Wide Mode

Mode Pins		CE#	OE#	WE#	RP#	DQ0-7	RY/BY#
	Array	VIL	VIL	Vih	Vін	Data out	Voh (Hi-Z)
Read	Status Register	VIL	VIL	Vін	Vін	Status Register Data	X 1)
	Lock Bit Status	VIL	VIL	Viн	Vін	Lock Bit Data (DQ6)	Х
	Identifier Code	VIL	VIL	Vін	Vін	Identifier Code	Voh (Hi-Z)
Output dis	sable	VIL	Viн	Vін	Vін	Hi-Z	Х
Stand by		Vін	X ²⁾	Х	Vін	Hi-Z	Х
	Program	VIL	Vін	VIL	Vін	Command/Data in	Х
Write	Erase	VIL	Viн	VIL	Vін	Command	Х
	Others	VIL	Vін	VIL	Vін	Command	Х
Deep Power Down		Х	Х	Х	VIL	Hi-Z	Voh (Hi-Z)

1) X at RY/BY# is VOL or VOH(Hi-Z). *The RY/BY# is an open drain output pin and indicates status of the internal WSM. When low, it indicates that the WSM is Busy performing an operation.

A pull-up resistor of 10K-100K Ohms is required to allow the RY/BY# signal to transition high indicating a Ready WSM condition.

2) X can be VIH or VIL for control pins.

SOFTWARE COMMAND DEFINITION

Command List

		1st bus cycle	e	2nd bus cycle			3rd ~257th bus cycles (Byte Mode) 3rd ~129th bus cycles (Word Mode)			
Command	Mode	Address	Data (DQ7-0) 1) (DQ15-0)	Mode	Address	Data (DQ7-0) (DQ15-0)	Mode	Address	Data (DQ7-0) (DQ15-0)	
Read Array	Write	Х	FFH							
Device Identifier	Write	Х	90H	Read	IA ²⁾	ID ²⁾				
Read Status Register	Write	Bank ³⁾	70H	Read	Bank	SRD ⁴⁾				
Clear Status Register	Write	Х	50H							
Clear Page Buffer	Write	Х	55H	Write	Х	D0H 1)				
Byte/Word Program ⁵⁾	Write	Bank(I) 5)	40H	Write	WA 6)	WD 6)				
Page Program 7)	Write	Bank	41H	Write	WA0 ⁷⁾	WD0 ⁷⁾	Write	WAn ⁷⁾	WDn ⁷⁾	
Single Data Load to Page Buffer 5)	Write	Bank(I) 5)	74H	Write	WA	WD				
Page Buffer to Flash ⁵⁾	Write	Bank(I) 5)	0EH	Write	WA ⁸⁾	D0H ¹⁾				
Block Erase / Confirm	Write	Bank	20H	Write	BA ⁹⁾	D0H ¹⁾				
Suspend	Write	Bank	B0H							
Resume	Write	Bank	D0H							
Read Lock Bit Status	Write	Х	71H	Read	BA	DQ6 ¹⁰⁾				
Lock Bit Program / Confirm	Write	Bank	77H	Write	BA	D0H ¹⁾				
Erase All Unlocked Blocks	Write	Х	A7H	Write	Х	D0H 1)				

1) In the word-wide version(Byte#=H), upper byte data (DQ8-DQ15) is ignored.

2) IA=ID Code Address : A0=VIL (Manufacturer's Code) : A0=VIH (Device Code), ID=ID Code

3) Bank = Bank Address (Bank(I) or Bank(II)) : A19-A17.

4) SRD = Status Register Data

5) Byte/Word Program, Single Data Load and Page Buffer to Flash Command is valid for only Bank(I).

6) WA = Write Address,WD = Write Data

7) WA0,WAn=Write Address, WD0,WDn=Write Data.

Byte Mode : Write Address and Write Data must be provided sequentially from 00H to FFH for A6-A0,A-1. Page size is 256Byte (256byte x 8bit), and also A19-A7(Block Address, Page Address) must be valid.

Word Mode : Write Address and Write Data must be provided sequentially from 00H to 7FH for A6-A0. Page size is 128word (128word x 16bit).

and also A19-A7(Block Address, Page Address) must be valid.

8) WA = Write Address : Upper page address, A19-A7(Block Address, Page Address) must be valid.

9) BA = Block Address : BA = Block Address : A19-A14(Bank1) A19-A15(Bank2)

10) DQ6 provides Block Lock Status, DQ6 = 1 : Block Unlock, DQ6 = 0 : Block Locked.

BLOCK LOCKING

16	0B	Lock	V	Vrite Protect	tion Provide	ed	
		Bit	BANK(I)		BANK(II)	Lock Bit	Note
RP#	WP#	(Internally)	Boot	Parameter	Data	LUCK DIL	
Vi∟	Х	Х	Locked	Locked Locked		Locked	Deep Power Down Mode
	VIL	0	Locked	Locked	Locked	Locked	
Vін	VIL	1	Locked	Unlocked	Unlocked	Locked	
	Vін	Х	Unlocked	Unlocked	Unlocked	Unlocked	All Blocks Unlocked

 DQ6 provides Lock Status of each block after writing the Read Lock Status command (71H). WP# pins must not be switched during performing Erase / Write operations or WSM Busy (WSMS = 0).

2) Erase/Write command for locked blocks is aborted. At this time read mode is not array read mode but status read mode and 00B0H is read. Please issue Clear Status Register command plus Read Array command to change the mode from status read mode to array read mode.

STATUS REGISTER

Symbol	Status	Defin	nition
Gynibol	Status	"1"	"0"
SR.7 (DQ7)	Write State Machine Status	Ready	Busy
SR.6 (DQ6)	Suspend Status	Suspended	Operation in Progress / Completed
SR.5 (DQ5)	Erase Status	Error	Successful
SR.4 (DQ4)	Program Status	Error	Successful
SR.3 (DQ3)	Block Status after Program	Error	Successful
SR.2 (DQ2)	Reserved	-	-
SR.1 (DQ1)	Reserved	-	-
SR.0 (DQ0)	Reserved	-	-

*The RY/BY# is an open drain output pin and indicates status of the internal WSM. When low, it indicates that the WSM is Busy performing an operation. A pull-up resistor of 10K-100K Ohms is required to allow the RY/BY# signal to transition high indicating a Ready WSM condition.

*DQ3 indicates the block status after the page programming, byte/word programming and page buffer to flash. When DQ3 is "1", the page has the over-programed cell . If over-program occurs, the device is block fail. However if DQ3 is "1", please try the block erase to the block. The block may revive.

DEVICE IDENTIFIER CODE

Code Pins	Ao	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Hex. Data
Manufacturer Code	VIL	0	0	0	1	1	1	0	0	1CH
Device Code (-T160BVP)	Vін	1	0	1	0	0	0	0	0	A0H
Device Code (-B160BVP)	Vін	1	0	1	0	0	0	0	1	A1H

In the word-wide mode, the upper data(D15-8) is "0".

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Min	Max	Unit
Vcc	Vcc voltage	With respect to Ground	-0.2	4.6	V
VI1	All input or output voltage 1)	With respect to Glound	-0.6	4.6	V
Ta	Ambient temperature		-40	85	°C
Tbs	Temperature under bias		-50	95	°C
Tstg	Storage temperature		-65	125	°C
Ιουτ	Output short circuit current			100	mA

1) Minimum DC voltage is -0.5V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins is Vcc+0.5V which, during transitions, may overshoot to Vcc+1.5V for periods <20ns.

CAPACITANCE

Cumhal	Parameter	Test see ditions	Lim			11.24
Symbol	Falameter	Test conditions	Min	Тур	Max	Unit
CIN	Input capacitance (Address, Control Pins)	Ta = 25°C, f = 1MHz, Vin = Vout = 0V			8	pF
Соит	Output capacitance	Ta = 25 C, T = TWITZ, VIII = VOUL = 0 V			12	pF

DC ELECTRICAL CHARACTERISTICS (Ta = -40~ 85°C, Vcc = 2.7V ~ 3.6V, unless otherwise noted)

Cumbal	Parameter	Test conditions			Limits		1.1
Symbol	Parameter	l est conditions	Min	Typ1)	Max	Unit	
Iu	Input leakage current	0V≤VIN≤VCC			±1	μΑ	
Ilo	Output leakage current	0V≤Vout≤Vcc				±10	μA
ISB1		Vcc = 3.6V, VIN=VIL/VIH, CE# = RP# =WF	Р# = Vін		50	200	μA
ISB2	Vcc standby current	Vcc = $3.6V$, Vin=GND or Vcc, CE# = RP# = WP#= Vcc $\pm 0.3V$			0.1	5	μΑ
ISB3	Voo doop powerdowp ourront	Vcc = 3.6V, VIN=VIL/VIH, RP# = VIL			5	15	μΑ
ISB4	Vcc deep powerdown current	Vcc = 3.6V, VIN=GND or Vcc, RP# =GN	Vcc = 3.6V, VIN=GND or Vcc, RP# =GND±0.3V		0.1	5	μA
Le e i		VCC = 3.6V, VIN=VIL/VIH, CE# = VIL,	5MHz		8	15	
ICC1	Vcc read current for Word or Byte	RP#=OE#=Viн, Iouт = 0mA	1MHz		2	4	mA
ICC2	Vcc Write current for Word or Byte	Vcc = 3.6V,VIN=VIL/VIH, CE# =WE#= VIL RP#=OE#=VIH	-,			15	mA
Іссз	Vcc program current	Vcc = 3.6V, VIN=VIL/VIH, CE# = RP# =WI	Р# = Vін			35	mA
ICC4	Vcc erase current	Vcc = 3.6V, VIN=VIL/VIH, CE# = RP# =WF	Р# = Vін			35	mA
ICC5	Vcc suspend current	Vcc = 3.6V, VIN=VIL/VIH, CE# = RP# =WI	Р# = Vін			200	μA
VIL	Input low voltage			- 0.5		0.8	V
Viн	Input high voltage			2.0		Vcc+0.5	V
Vol	Output low voltage	IOL = 4.0 mA				0.45	V
VOH1	Output high voltage	Iон = -2.0mA		0.85Vcc			V
Voh2	Output high voltage	Іон = −100μА		Vcc-0.4			V
Vlko	Low Vcc Lock-Out voltage 2)			1.5		2.2	V

All currents are in RMS unless otherwise noted.
1) Typical values at Vcc=3.3V, Ta=25°C
2) To protect against initiation of write cycle during Vcc power-up/ down, a write cycle is locked out for Vcc less than VLKO. If Vcc is less than VLKO, Write State Machine is reset to read mode. When the Write State Machine is in Busy state, if Vcc is less than VLKO, the alteration of memory contents may occur.

AC ELECTRICAL CHARACTERISTICS (Ta = -40 ~85°C)

Read-Only Mode

		Parameter	Limits						
Sym	bol		Speed Item: -80						
		Falameter	Vc	Vcc=3.3V+/-0.3V			Vcc=2.7~3.6V		
			Min	Min Typ Max		Min Typ		Max	
tRC	tavav	Read cycle time	80			90			ns
ta (AD)	tavqv	Address access time			80			90	ns
ta (CE)	t ELQV	Chip enable access time			80			90	ns
ta (OE)	t GLQV	Output enable access time			30			30	ns
tCLZ	t ELQX	Chip enable to output in low-Z	0			0			ns
tDF(CE)	t EHQZ	Chip enable high to output in high Z			25			25	ns
tolz	tGLQX	Output enable to output in low-Z	0			0			ns
tDF(OE)	tGHQZ	Output enable high to output in high Z			25			25	ns
t PHZ	t PLQZ	RP# low to output high-Z			150			150	ns
ta(BYTE)	tfl/hqv	BYTE# access time			80			90	ns
tвнz	tflqz	BYTE# low to output high-Z			25			25	ns
toн	tон	Output hold from CE#, OE#, addresses	0				0		ns
tBCD	telfl/H	F-CE# low to BYTE# high or low			5			5	ns
tbad	tavfl/h	Address to BYTE# high or low			5	0		5	ns
tOEH	twhgl	OE# hold from WE# high	10			10			ns
tPS	t PHEL	RP# recovery to CE# low	150			150			ns

Timing measurements are made under AC waveforms for read operations.

AC ELECTRICAL CHARACTERISTICS (Ta = -40 ~85°C)

Write Mode (WE# control)

Symbol			Limits Speed Item: -80						
		Parameter							
			Vcc=3.3V+/-0.3V			Vcc=2.7~3.6V			Unit
			Min	Тур	Max	Min	Тур	Max	
twc	t avav	Write cycle time	80			90			ns
tas	tavwh	Address set-up time	50			50			ns
tан	twhax	Address hold time	0			0			ns
tDS	tdvwн	Data set-up time	50			50			ns
tDH	twhdx	Data hold time	0			0			ns
tоен	twhgl	OE# hold from WE# high	10			10			ns
tre	-	Latency between Read and Write FFH or 71H	30			30			ns
tcs	t ELWL	Chip enable set-up time	0			0			ns
tсн	twhen	Chip enable hold time	0			0			ns
twp	twLwH	Write pulse width	60			60			ns
twpн	twнw∟	Write pulse width high	30			30			ns
tBS	tFL/HWH	Byte enable high or low set-up time	50			50			ns
tвн	twhFL/H	Byte enable high or low hold time	80			90			ns
t GHWL	tGHWL	OE# hold to WE# Low	0			0			ns
tBLS	tрннwн	Block Lock set-up to write enable high	80			90			ns
t BLH	t QVPH	Block Lockhold from valid SRD	0			0			ns
t DAP	twhRH1	Duration of auto-program operation		4	80		4	80	ms
t DAE	twhRH2	Duration of auto-block erase operation		40	600		40	600	ms
twhrl	tWHRL	Write enable high to F-RY/BY# low			90			90	ns
tPS	t PHWL	RP# high recovery to write enable low	150			150			ns

Read timing parameters during command write operations mode are the same as during read-only operations mode. Typical values at Vcc=3.3V, Ta=25°C

AC ELECTRICAL CHARACTERISTICS (Ta = -40 ~ 85°C)

Write Mode (CE# control)

			Limits						
Syr	nbol	Parameter	Speed Item: -80						
			Vcc=3.3V+/-0.3V			Vcc=2.7~3.6V			Unit
			Min	Тур	Max	Min	Тур	Max	
twc	tavav	Write cycle time	80			90			ns
tAS	tavwн	Address set-up time	50			50			ns
tан	t EHAX	Address hold time	0			0			ns
tDS	tD∨WH	Data set-up time	50			50			ns
tDH	t EHDX	Data hold time	0			0			ns
t OEH	t EHGL	OE# hold from CE# high	10			10			ns
tRE	-	Latency between Read and Write FFH or 71H	30			30			ns
tws	tWLEL	Write enable set-up time	0			0			ns
twн	tенwн	Write enable hold time	0			0			ns
tCEP	teleh	CE# pulse width	60			60			ns
t CEPH	TEHEL	CE# pulse width high	30			30			ns
tBS	tFL/HWH	Byte enable high or low set-up time	50			50			ns
tвн	twHFL/H	Byte enable high or low hold time	80			90			ns
t GHEL	tGHEL	OE# hold to CE# Low	80			90			ns
tBLS	tрннен	Block Lock set-up to write enable high	80			90			ns
t BLH	t QVPH	Block Lockhold from valid SRD	0			0			ns
t DAP	tehrh1	Duration of auto-program operation		4	80		4	80	ms
t DAE	tehrh2	Duration of auto-block erase operation		40	600		40	600	ms
t EHRL	t EHRL	F-CE# high to F-RY/BY# low			90			90	ns
tPS	t PHWL	RP# high recovery to write enable low	150			150			ns

Read timing parameters during command write operation mode are the same as during read-only operation mode. Typical values at Vcc=3.3V, Ta=25°C

Erase and Program Performance

Parameter	Min	Тур	Max	Unit
Block Erase Time		40	600	ms
Main Block Write Time (Page Mode)		1.0	1.8	sec
Page Write Time		4	80	ms

Program Suspend Latency / Erase Suspend Time

Min	Тур	Max	Unit
		15	μs
		15	μS
	Min	Min Typ	15

Please see page 19.

Vcc Power Up / Down Timing

Symbol	Parameter	Min	Тур	Max	Unit
tvcs	RP# =VIH set-up time from Vccmin	2			μS

Please see page 12.

During power up/down, by the noise pulses on control pins, the device has possibility of accidental erasure or programming.

The device must be protected against initiation of write cycle for memory contents during power up/down.


The delay time of min.2µsec is always required before read operation or write operation is initiated from the time Vcc reaches Vccmin during power up/down.

By holding RP# VIL, the contents of memory is protected during Vcc power up/down.


During power up, RP# must be held VIL for min.2µs from the time Vcc reaches Vccmin.

During power down, RP# must be held VIL until Vcc reaches GND.


RP# doesn't have latch mode ,therefore RP# must be held VIH during read operation or erase/program operation.



AC WAVEFORMS FOR READ OPERATION AND TEST CONDITIONS




AC WAVEFORMS FOR WRITE FFH or 71H AND READ OPERATION




In the case of use CE# is Low fixed, it is allowed to define a timming specification of tRE from rising edge of WE# to falling edge of OE#, and valid data is read after spec of tRE+ta(CE). (This is only for FFH,71H program and read)


BYTE AC WAVEFORMS FOR READ OPERATION




When BYTE#=VIH, CE#=OE#=VIL, D15/A-1 is output status. At this time, input signal must not be applied.




AC WAVEFORMS FOR BYTE / WORD PROGRAM OPERATION (WE# control) (to only BANK(I))




AC WAVEFORMS FOR BYTE / WORD PROGRAM OPERATION (CE# control) (to only BANK(I))




AC WAVEFORMS FOR ERASE OPERATIONS (WE# control)




AC WAVEFORMS FOR ERASE OPERATIONS (CE# control)




AC WAVEFORMS FOR PAGE PROGRAM OPERATION WITH BGO (WE# control)




AC WAVEFORMS FOR PAGE PROGRAM OPERATION WITH BGO (CE# control)






AC WAVEFORMS FOR BYTE / WORD PROGRAM OPERATION WITH BGO (WE# control)


AC WAVEFORMS FOR BYTE / WORD PROGRAM OPERATION WITH BGO (CE# control)






AC WAVEFORMS FOR BLOCK ERASE OPERATION WITH BGO (WE# control)


AC WAVEFORMS FOR BLOCK ERASE OPERATION WITH BGO (CE# control)




AC WAVEFORMS FOR SUSPEND OPERATION (WE# control)




AC WAVEFORMS FOR SUSPEND OPERATION (CE# control)




FULL STATUS CHECK PROCEDURE



LOCK BIT PROGRAM FLOW CHART




BYTE PROGRAM FLOW CHART




* Byte program is admitted to only BANK(I).


PAGE PROGRAM FLOW CHART




CLEAR PAGE BUFFER




SINGLE DATA LOAD TO PAGE BUFFER



PAGE BUFFER TO FLASH





SUSPEND / RESUME FLOW CHART



* The bank address is required when writing this command. Also, there is no need to suspend the erase or program operation when reading data from the other bank. Please use BGO function.

BLOCK ERASE FLOW CHART





Sep 1999. Rev2.0

24

M5M29GE 16,777,216-BIT (2097,152-WORD BY 8-B CMOS 3.3V-ONLY, GBL BIT IT / 1048,576-WORD BY16-BIT) BLOCK ERASE FLASH MEMORY 0 0BVP-80

PACKAGE DIMENSIONS 48P3E (48pin 12 x 20 mm TSOP(I))

